Datasheet4U Logo Datasheet4U.com

74HC95 - 4-bit Parallel Access Shift Register

Description

This 4-bit register

Features

  • parallel and serial inputs, parallel outputs, mode control, and two clock inputs. The register has three mode operation:.
  • Parallel (broadside) load.
  • Shift right (the direction Q A toward QD).
  • Shift left (the direction QD toward QA) Parallel loading is accomplished by applying the four bits of data and taking the mode conrol input high. The data is loaded into the associated flip-flops and appears at the outputs after the high-to-low transition of the clock-2 input. Dur.

📥 Download Datasheet

Datasheet preview – 74HC95

Datasheet Details

Part number 74HC95
Manufacturer Hitachi Semiconductor
File Size 75.90 KB
Description 4-bit Parallel Access Shift Register
Datasheet download datasheet 74HC95 Datasheet
Additional preview pages of the 74HC95 datasheet.

📁 Similar Datasheet

  • 74HC9014 - Nine wide Schmitt trigger buffer/line driver inverting (Philips)
  • 74HC9015 - Nine wide Schmitt trigger buffer/line driver (Philips)
  • 74HC91 - 8-bit Shift Register (Hitachi)
  • 74HC9114 - Nine wide Schmitt trigger buffer (nexperia)
  • 74HC9114D - Nine wide Schmitt trigger buffer (nexperia)
  • 74HC9115 - Nine wide Schmitt trigger buffer (Philips)
  • 74HC9115 - Nine wide Schmitt trigger buffer (nexperia)
  • 74HC9115D - Nine wide Schmitt trigger buffer (nexperia)
  • 74HC93 - 4-bit binary ripple counter (Philips)
  • 74HC9323A - Programmable ripple counter (Philips)
Other Datasheets by Hitachi Semiconductor
  • 74HC131 - 3-to-8-line Decoder/Demultiplexer
  • 74HC180 - 8-bit Odd/Even Parity Generator/Checker

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com HD74HC95 4-bit Parallel Access Shift Register Description This 4-bit register features parallel and serial inputs, parallel outputs, mode control, and two clock inputs. The register has three mode operation: • Parallel (broadside) load • Shift right (the direction Q A toward QD) • Shift left (the direction QD toward QA) Parallel loading is accomplished by applying the four bits of data and taking the mode conrol input high. The data is loaded into the associated flip-flops and appears at the outputs after the high-to-low transition of the clock-2 input. During loading, the entry of serial data is inhibited.
Published: |